



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/832,913	04/10/2001	A. Nicholas Sporck	P136-US	5250

27520 7590 04/09/2003

FORMFACTOR, INC.
LEGAL DEPARTMENT
2140 RESEARCH DRIVE
LIVERMORE, CA 94550

EXAMINER

HOLLINGTON, JERMELE M

ART UNIT	PAPER NUMBER
----------	--------------

2829

DATE MAILED: 04/09/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/832,913

Applicant(s)

SPORCK ET AL.

Examiner

Jermele M. Hollington

Art Unit

2829

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 05 February 2003.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-57 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-57 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☒ The proposed drawing correction filed on 05 February 2003 is: a) ☒ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) 9.
- 4) ☐ Interview Summary (PTO-413) Paper No(s). _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other:

DETAILED ACTION

Claim Objections

1. Claim 1 is objected to because of the following informalities: in line 2, "test (1)" should be --tester-- in order to have consistent to the specification and the claim. Appropriate correction is required.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 1-7, 19-25, 37-39, 42, 45-50 and 55-57 are rejected under 35 U.S.C. 102(b) as being anticipated by admitted prior art of Fig. 3B.

Regarding claim 1, the admitted prior art of Fig. 3B discloses a probe card assembly (100 shown in Fig. 1A) for electrically communicating test data between a semiconductor test apparatus (120 shown in Fig. 1A) and a semiconductor device under test [not shown see page 2 lines 7-8], the probe card assembly comprising a substrate (printed circuit board 102) configured to electrically contact the semiconductor tester apparatus (120), a plurality of probes (108) configured to electrically contact the semiconductor device under test [not shown see page 2 lines 7-8], the plurality of probes (108) located to a first side of the substrate (102) and a daughter card (mechanism 104) secured to a second side of the substrate (102) wherein the daughter card (104) being substantially coplanar to the substrate(102).

Art Unit: 2829

Regarding claim 2, the admitted prior art of Fig. 3B further comprising an electric circuit (processing circuitry 302) is disposed on the daughter card (104).

Regarding claim 3, the admitted prior art of Fig. 3B discloses the electric circuit (302) includes active circuit elements (traces 150b and 150c).

Regarding claim 4, the admitted prior art of Fig. 3B discloses the electric circuit (302) is configured to enhance test capabilities of the semiconductor test apparatus (120) [see page 4 paragraph [0008] lines 7-8].

Regarding claim 5, the admitted prior art of Fig. 3B discloses the electric circuit (302) is configured to customize at least portion of the test data to test needs of said semiconductor device under test (not shown) [see page 4 paragraph [0008] lines 7-8].

Regarding claim 6, the admitted prior art of Fig. 3B discloses the test data comprises test signals generated by said semiconductor test apparatus (120) and the electric circuit (302) customizes at least portion of the test signals [see page 4 paragraph [0008] lines 4-13].

Regarding claim 7, the admitted prior art of Fig. 3B discloses the test data comprises response signals generated by said semiconductor device under test (not shown) and the electric circuit (302) customizes at least portion of the response signals [see page 4 paragraph [0008] lines 4-13].

Regarding claim 19, the admitted prior art of Fig. 3B discloses a method of making a probe card assembly (100 shown in Fig. 1A), the method comprising providing a substrate (printed circuit board 102) including a plurality of tester contacts (130), securing a plurality of probes (108) to a first side of the substrate (102) and configured to electrically contact a semiconductor device under test [not shown see page 2 lines 7-8], and securing a daughter card

Art Unit: 2829

(mechanism 104) to a second side of the substrate (102) wherein the daughter card (104) being substantially coplanar to the substrate(102).

Regarding claim 20, the admitted prior art of Fig. 3B further comprising providing an electric circuit (processing circuitry 302) and disposing the electric circuit (302) on the daughter card (104).

Regarding claim 21, the admitted prior art of Fig. 3B discloses the electric circuit (302) includes active circuit elements (traces 150b and 150c).

Regarding claim 22, the admitted prior art of Fig. 3B discloses the electric circuit (302) is configured to enhance test capabilities of the semiconductor test apparatus (120) [see page 4 paragraph [0008] lines 7-8].

Regarding claim 23, the admitted prior art of Fig. 3B discloses the electric circuit (302) is configured to customize test data to test needs of said semiconductor device under test (not shown) [see page 4 paragraph [0008] lines 7-8].

Regarding claim 24, the admitted prior art of Fig. 3B discloses the test data comprises test signals to be input into the semiconductor device under test (not shown) and the electric circuit (302) customizes at least portion of the test signals [see page 4 paragraph [0008] lines 4-13].

Regarding claim 25, the admitted prior art of Fig. 3B discloses the test data comprises response signals generated by said semiconductor device under test (not shown) and the electric circuit (302) customizes at least portion of the response signals [see page 4 paragraph [0008] lines 4-13].

Regarding claims 37-39, the admitted prior art of Fig. 3B discloses the probe card assembly (100) made using the process of claims 19-20 and 22.

[Note: "Even though product-by-process claims are limited by and defined by the process, determination of patentability is based on the product itself. The patentability of a product does not depend on its method of production. If the product in the product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior product was made by a different process." In re Thorpe, 777F.2d 695, 698, 227 USPQ 964, 966 (Fed. Cir. 1985)]

Regarding claim 42, the admitted prior art of Fig. 3B discloses a probe card assembly (100 shown in Fig. 1A) comprising a printed circuit means (102) for electrically communicating with a semiconductor tester apparatus (120), contact means (probes 108) configured to electrically communicating with semiconductor device under test [not shown see page 2 lines 7-8], the contact means (108) being secured to a first side of the printed circuit means (102) and daughter card means (mechanism 104) for physically supporting at least portion of an electric circuit (processing circuitry 302), the daughter card means (104) secured to a second side of the printed circuit means (102) wherein the daughter card (104) being substantially coplanar to the printed circuit means (102).

Regarding claim 45, the admitted prior art of Fig. 3B discloses the electric circuit (302) includes processing means [processing circuitry] for processing test data for testing the semiconductor device under test (not shown).

Regarding claim 46, the admitted prior art of Fig. 3B discloses the processing means (302) enhances test capabilities of the semiconductor test apparatus (120) [see page 4 paragraph [0008] lines 7-8].

Regarding claim 47, the admitted prior art of Fig. 3B discloses the processing means (302) customizes the test data to meet test needs of said semiconductor device under test (not shown) [see page 4 paragraph [0008] lines 7-8].

Regarding claim 48, the admitted prior art of Fig. 3B discloses the test data comprises test signals to be input into the semiconductor device under test (not shown) and the processing means (302) customizes at least portion of the test signals [see page 4 paragraph [0008] lines 4-13].

Regarding claim 49, the admitted prior art of Fig. 3B discloses the test data comprises response signals generated by said semiconductor device under test (not shown) and the processing means (302) customizes at least portion of the response signals [see page 4 paragraph [0008] lines 4-13].

Regarding claim 50, the admitted prior art of Fig. 3B discloses a probe card assembly (100 shown in Fig. 1A) for electrically communicating test data between a semiconductor test apparatus (120 shown in Fig. 1A) and a semiconductor device under test [not shown see page 2 lines 7-8], the probe card assembly comprising a printed circuit board (102) configured to electrically contact the semiconductor tester apparatus (120), a plurality of probes (108) configured to electrically contact the semiconductor device under test [not shown see page 2 lines 7-8], the plurality of probes (108) located to a first side of the substrate (102), a daughter card (mechanism 104) secured to the printed circuit board (102) wherein the daughter card (104)

being substantially coplanar to the printed circuit board (102) and an electric circuit (processing circuitry 302) enhances test capabilities of the semiconductor test apparatus (120) [see page 4 paragraph [0008] lines 7-8] and is disposed on the daughter card (104).

Regarding claim 55, the admitted prior art of Fig. 3B discloses the electric circuit (302) enhances test capabilities of the semiconductor test apparatus (120) by processing at least portion of the test data.

Regarding claim 56, the admitted prior art of Fig. 3B discloses the test data comprises test signals generated by the semiconductor tester apparatus (120) and the electric circuit (302) processes at least portion of the test signals [see page 4 paragraph [0008] lines 4-13].

Regarding claim 57, the admitted prior art of Fig. 3B discloses the test data comprises response signals generated by said semiconductor device under test (not shown) and the electric circuit (302) processes at least portion of the response signals [see page 4 paragraph [0008] lines 4-13].

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out

Art Unit: 2829

the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

6. Claims 8-18, 26-36, 40-41, 43-44 and 51-54 are rejected under 35 U.S.C. 103(a) as being unpatentable over the admitted prior art of Fig. 3B.

Regarding claims 8-9, 16, 18, 26-27, 34, 36, and 51-55 the admitted prior art of Fig. 3B discloses the claimed invention except for a plurality of daughter cards. It would have been an obvious matter of design choice to have a plurality of daughter cards to duplicate the function of processing signals passing between a semiconductor tester and a semiconductor device under test. Since the modification would have involved a mere duplication of a daughter card, it is generally recognized as being within the level of ordinary skill in the art. *In re Harza*, 274 F.2d 669, 124 USPQ 378 (CCPA 1960).

Regarding claims 10, 17, 28, 35, the admitted prior art of Fig. 3B further comprising an electric circuit (processing circuitry 302) is disposed on the plurality of daughter cards (104).

Regarding claims 11, 29, the admitted prior art of Fig. 3B discloses the electric circuit (302) includes active circuit elements (traces 150b and 150c).

Regarding claims 12, 30, the admitted prior art of Fig. 3B discloses the electric circuit (302) is configured to enhance test capabilities of the semiconductor test apparatus (120) [see page 4 paragraph [0008] lines 7-8].

Regarding claims 13, 31, the admitted prior art of Fig. 3B discloses the electric circuit (302) is configured to customize at least portion of the test data to test needs of said semiconductor device under test (not shown) [see page 4 paragraph [0008] lines 7-8].

Art Unit: 2829

Regarding claims 14, 32, the admitted prior art of Fig. 3B discloses the test data comprises test signals generated by said semiconductor test apparatus (120) and the electric circuit (302) customizes at least portion of the test signals [see page 4 paragraph [0008] lines 4-13].

Regarding claims 15, 33, the admitted prior art of Fig. 3B discloses the test data comprises response signals generated by said semiconductor device under test (not shown) and the electric circuit (302) customizes at least portion of the response signals [see page 4 paragraph [0008] lines 4-13].

Regarding claims 40-41, the admitted prior art of Fig. 3B discloses the probe card assembly (100) made using the process of claims 26 and 30.

[Note: "Even though product-by-process claims are limited by and defined by the process, determination of patentability is based on the product itself. The patentability of a product does not depend on its method of production. If the product in the product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior product was made by a different process." In re Thorpe, 777F.2d 695, 698, 227 USPQ 964, 966 (Fed. Cir. 1985)]

Conclusion

7. Applicant's arguments filed Feb. 5, 2003 have been fully considered but they are not persuasive.

In regarding Preliminary Amendment, the office has mistakenly entered a Preliminary Amendment in the application. The office has corrected this mistake and no further action by the applicants is needed.

1) In regarding the claim objection, the applicants state: "Claim 1 has been objected to on the grounds that "test" in "semiconductor test apparatus" should be "tester." Applicants do not understand why "test" is considered improper in the phrase "semiconductor test apparatus."

In response to the above argument, the examiner feels that "test" should be change to "tester" in order to be consistent with the specification as well as some of the claims. For example, on page 9, in paragraph [0017], lines 2 and 17 states "semiconductor tester." Also claim 1, line 4, states "semiconductor tester apparatus."

2) In regarding claim rejections under 35 U.S.C. 102, the applicants' state: "All of the claims have been rejected as unpatentable over the admitted prior art shown in Figure 3B. Applicants traverse this rejection. Independent claims 1, 19 and 50 specify that the daughter card is secured to the substrate "in space relationship."

In response to the above arguments, the examiner does not find support that that daughter card is in space relationship to the substrate. First, the examiner is taking the position that the substrate in the claim is referring to the printed circuit board (PCB) 402. With that in mind, the following are reasons why the examiner does not find support for the argument above. On page 11, in paragraph [0021] it states: "...Spacers 424 may optionally be used to ensure a minimum distance between daughter card 432 and mechanism 416." Also, on page 11, in paragraph [0022], it states: "...spacers 438 may be used to ensure sufficient room between the cover 440 and the daughter card 432..." Furthermore, on page 13, in paragraph [0025], it states: "*Although not critical to the invention, spacers 424, 504, 518 may be used to separate the daughter cards 432, 510 520 one from another.*" Base on the statements made by the examiner, the applicants do not describe that the daughter card is in space relationship to the substrate. Therefore, the admitted prior art still reads on the claim invention.

In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., moving an item such that it is spaced from the PCB) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

3) The applicants' state: "Independent claims 42 and 50 and dependent claims 2 and 20 require that at least portion of an electric be disposed on the daughter card...The processing circuitry 302 shown in Figure 3B, however, is clearly not disposed on the mechanism 104, but is disposed on the printed circuit board 102."

In response to the above arguments, the following statements are reasons why the examiner feels that the above arguments are not persuasive. On page 9, in paragraph [0017], it states: "*It should be noted that portions of the processing circuitry (not shown) may be located other than on the daughter card (432). For example, portions of the processing circuitry may be located on the printed circuit board 402 in the inner area 452...*" Further, on page 14, in paragraph [0028], it states: "*...Figures 4A-4E, portions of the processing circuitry (not shown) may be located off of the daughter card 632, such as on the printed circuit board...*" Therefore, the examiner feels that the admitted prior art still reads on the claim invention as stated above.

In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., moving any part of the processing circuitry to the mechanism) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

Art Unit: 2829


8. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jermele M. Hollington whose telephone number is (703) 305-1653. The examiner can normally be reached on M-F (9:00-4:30 EST) First Friday Off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamand Cuneo can be reached on (703) 308-1233. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7382 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-1782.


KAMAND CUNEO
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800

Jermele M. Hollington
Examiner
Art Unit 2829

Application/Control Number: 09/832,913

Page 13

Art Unit: 2829

J. m. H.

JMH

March 27, 2003